Part Details for XS1-L16A-128-QF124-I10 by XMOS Ltd
Overview of XS1-L16A-128-QF124-I10 by XMOS Ltd
- Distributor Offerings: (0 listings)
- Number of FFF Equivalents: (0 crosses)
- CAD Models: (Request Part)
- Number of Functional Equivalents: (0 crosses)
- Part Data Attributes: (Available)
- Reference Designs: (Not Available)
Tip: Data for a part may vary between manufacturers. You can filter for manufacturers on the top of the page next to the part image and part number.
Part Details for XS1-L16A-128-QF124-I10
XS1-L16A-128-QF124-I10 CAD Models
XS1-L16A-128-QF124-I10 Part Data Attributes:
|
XS1-L16A-128-QF124-I10
XMOS Ltd
Buy Now
Datasheet
|
Compare Parts:
XS1-L16A-128-QF124-I10
XMOS Ltd
RISC Microcontroller, 32-Bit, OTPROM, 500MHz, CMOS, QFN-124
|
Part Life Cycle Code | Obsolete | |
Ihs Manufacturer | XMOS LTD | |
Package Description | QFN-124 | |
Reach Compliance Code | compliant | |
ECCN Code | 3A991.A.2 | |
HTS Code | 8542.31.00.01 | |
Has ADC | NO | |
Additional Feature | AES BOOTLOADER ENSURES SECRECY OF IP HELD ON EXTERNAL FLASH MEMORY | |
Address Bus Width | ||
Bit Size | 32 | |
Clock Frequency-Max | 100 MHz | |
DAC Channels | NO | |
DMA Channels | NO | |
External Data Bus Width | ||
JESD-30 Code | S-XQCC-N124 | |
Length | 10 mm | |
Number of I/O Lines | 84 | |
Number of Terminals | 124 | |
On Chip Program ROM Width | 8 | |
Operating Temperature-Max | 85 °C | |
Operating Temperature-Min | -40 °C | |
PWM Channels | NO | |
Package Body Material | UNSPECIFIED | |
Package Code | HQCCN | |
Package Shape | SQUARE | |
Package Style | CHIP CARRIER, HEAT SINK/SLUG | |
RAM (bytes) | 131072 | |
ROM (words) | 16384 | |
ROM Programmability | OTPROM | |
Seated Height-Max | 1.11 mm | |
Speed | 500 MHz | |
Supply Voltage-Max | 1.05 V | |
Supply Voltage-Min | 1 V | |
Supply Voltage-Nom | 1 V | |
Surface Mount | YES | |
Technology | CMOS | |
Temperature Grade | INDUSTRIAL | |
Terminal Form | NO LEAD | |
Terminal Pitch | 0.5 mm | |
Terminal Position | QUAD | |
Width | 10 mm | |
uPs/uCs/Peripheral ICs Type | MICROCONTROLLER, RISC |