74HC138D vs TC74HC138AFN-ELP feature comparison

74HC138D Philips Semiconductors

Buy Now Datasheet

TC74HC138AFN-ELP Toshiba America Electronic Components

Buy Now Datasheet
Rohs Code Yes No
Part Life Cycle Code Transferred Obsolete
Ihs Manufacturer PHILIPS SEMICONDUCTORS TOSHIBA CORP
Reach Compliance Code unknown unknown
ECCN Code EAR99 EAR99
HTS Code 8542.39.00.01 8542.39.00.01
Family HC/UH HC/UH
Input Conditioning STANDARD STANDARD
JESD-30 Code R-PDSO-G16 R-PDSO-G16
Length 9.9 mm 9.9 mm
Load Capacitance (CL) 50 pF 50 pF
Logic IC Type 3-LINE TO 8-LINE DECODER 3-LINE TO 8-LINE DECODER
Max I(ol) 0.004 A 0.004 A
Moisture Sensitivity Level 1
Number of Functions 1 1
Number of Terminals 16 16
Operating Temperature-Max 85 °C 85 °C
Operating Temperature-Min -40 °C -40 °C
Output Polarity INVERTED INVERTED
Package Body Material PLASTIC/EPOXY PLASTIC/EPOXY
Package Code SOP SOP
Package Equivalence Code SOP16,.25 SOP16,.25
Package Shape RECTANGULAR RECTANGULAR
Package Style SMALL OUTLINE SMALL OUTLINE
Peak Reflow Temperature (Cel) 260
Prop. Delay@Nom-Sup 45 ns 38 ns
Qualification Status Not Qualified Not Qualified
Seated Height-Max 1.75 mm 1.75 mm
Supply Voltage-Max (Vsup) 6 V 6 V
Supply Voltage-Min (Vsup) 2 V 2 V
Supply Voltage-Nom (Vsup) 5 V 5 V
Surface Mount YES YES
Technology CMOS CMOS
Temperature Grade INDUSTRIAL INDUSTRIAL
Terminal Form GULL WING GULL WING
Terminal Pitch 1.27 mm 1.27 mm
Terminal Position DUAL DUAL
Width 3.9 mm 3.9 mm
Base Number Matches 4 1
Part Package Code SOIC
Package Description SOP, SOP16,.25
Pin Count 16
Additional Feature 3 ENABLE INPUTS
JESD-609 Code e0
Packing Method TR
Propagation Delay (tpd) 38 ns
Terminal Finish TIN LEAD

Compare TC74HC138AFN-ELP with alternatives