74HCT132D-Q100 vs 74HC132D-T feature comparison

74HCT132D-Q100 Nexperia

Buy Now Datasheet

74HC132D-T Philips Semiconductors

Buy Now Datasheet
Rohs Code Yes Yes
Part Life Cycle Code Active Transferred
Ihs Manufacturer NEXPERIA PHILIPS SEMICONDUCTORS
Package Description , SOP, SOP14,.25
Reach Compliance Code compliant unknown
HTS Code 8542.39.00.01 8542.39.00.01
Date Of Intro 2017-02-01
kg CO2e/kg 12.4
Average Weight (mg) 215.8
CO2e (mg) 2675.92
JESD-609 Code e4 e4
Logic IC Type NAND GATE NAND GATE
Moisture Sensitivity Level 1
Peak Reflow Temperature (Cel) 260
Screening Level AEC-Q100
Terminal Finish NICKEL PALLADIUM GOLD SILVER Nickel/Palladium/Gold (Ni/Pd/Au)
Time@Peak Reflow Temperature-Max (s) 30
Base Number Matches 2 2
JESD-30 Code R-PDSO-G14
Load Capacitance (CL) 50 pF
Max I(ol) 0.004 A
Number of Terminals 14
Operating Temperature-Max 85 °C
Operating Temperature-Min -40 °C
Package Body Material PLASTIC/EPOXY
Package Code SOP
Package Equivalence Code SOP14,.25
Package Shape RECTANGULAR
Package Style SMALL OUTLINE
Packing Method TR
Prop. Delay@Nom-Sup 31 ns
Qualification Status Not Qualified
Schmitt Trigger YES
Supply Voltage-Max (Vsup) 6 V
Supply Voltage-Min (Vsup) 2 V
Supply Voltage-Nom (Vsup) 5 V
Surface Mount YES
Technology CMOS
Temperature Grade INDUSTRIAL
Terminal Form GULL WING
Terminal Pitch 1.27 mm
Terminal Position DUAL

Compare 74HCT132D-Q100 with alternatives