74LV541D vs 74VHCT541AM feature comparison

74LV541D Philips Semiconductors

Buy Now Datasheet

74VHCT541AM Fairchild Semiconductor Corporation

Buy Now Datasheet
Rohs Code Yes Yes
Part Life Cycle Code Transferred Transferred
Ihs Manufacturer PHILIPS SEMICONDUCTORS FAIRCHILD SEMICONDUCTOR CORP
Package Description SOP, SOP20,.4 0.300 INCH, MS-013, SOIC-20
Reach Compliance Code unknown compliant
HTS Code 8542.39.00.01 8542.39.00.01
Control Type ENABLE LOW ENABLE LOW
JESD-30 Code R-PDSO-G20 R-PDSO-G20
Load Capacitance (CL) 50 pF 50 pF
Logic IC Type BUS DRIVER BUS DRIVER
Max I(ol) 0.008 A 0.008 A
Moisture Sensitivity Level 1 1
Number of Bits 8 8
Number of Functions 1 1
Number of Ports 2 2
Number of Terminals 20 20
Operating Temperature-Max 125 °C 85 °C
Operating Temperature-Min -40 °C -40 °C
Output Characteristics 3-STATE 3-STATE
Output Polarity TRUE TRUE
Package Body Material PLASTIC/EPOXY PLASTIC/EPOXY
Package Code SOP SOP
Package Equivalence Code SOP20,.4 SOP20,.4
Package Shape RECTANGULAR RECTANGULAR
Package Style SMALL OUTLINE SMALL OUTLINE
Peak Reflow Temperature (Cel) 260 260
Prop. Delay@Nom-Sup 27 ns 9 ns
Qualification Status Not Qualified Not Qualified
Supply Voltage-Nom (Vsup) 3.3 V 5 V
Surface Mount YES YES
Technology CMOS CMOS
Temperature Grade AUTOMOTIVE INDUSTRIAL
Terminal Form GULL WING GULL WING
Terminal Pitch 1.27 mm 1.27 mm
Terminal Position DUAL DUAL
Base Number Matches 2 3
Pbfree Code Yes
Part Package Code SOIC
Pin Count 20
Manufacturer Package Code 20LD, SOIC, JEDEC MS013, .300", WIDE BODY
ECCN Code EAR99
Additional Feature WITH DUAL OUTPUT ENABLE
Family AHCT/VHCT
JESD-609 Code e3
Length 12.8015 mm
Packing Method RAIL
Propagation Delay (tpd) 9 ns
Seated Height-Max 2.642 mm
Supply Voltage-Max (Vsup) 5.5 V
Supply Voltage-Min (Vsup) 4.5 V
Terminal Finish MATTE TIN
Time@Peak Reflow Temperature-Max (s) 30
Width 7.493 mm

Compare 74VHCT541AM with alternatives