74LVX32TTR vs 74LVC32APW-Q100/CU feature comparison

74LVX32TTR STMicroelectronics

Buy Now Datasheet

74LVC32APW-Q100/CU Nexperia

Buy Now Datasheet
Pbfree Code Yes
Rohs Code Yes Yes
Part Life Cycle Code Obsolete Active
Ihs Manufacturer STMICROELECTRONICS NEXPERIA
Part Package Code TSSOP
Package Description TSSOP-14
Pin Count 14
Reach Compliance Code compliant compliant
HTS Code 8542.39.00.01 8542.39.00.01
Family LV/LV-A/LVX/H
JESD-30 Code R-PDSO-G14
JESD-609 Code e4 e4
Length 5 mm
Load Capacitance (CL) 50 pF
Logic IC Type OR GATE OR GATE
Max I(ol) 0.004 A
Number of Functions 4
Number of Inputs 2
Number of Terminals 14
Operating Temperature-Max 125 °C
Operating Temperature-Min -55 °C
Package Body Material PLASTIC/EPOXY
Package Code TSSOP
Package Equivalence Code TSSOP14,.25
Package Shape RECTANGULAR
Package Style SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Packing Method TR
Prop. Delay@Nom-Sup 12.5 ns
Propagation Delay (tpd) 18 ns
Qualification Status Not Qualified
Schmitt Trigger NO
Seated Height-Max 1.2 mm
Supply Voltage-Max (Vsup) 3.6 V
Supply Voltage-Min (Vsup) 2 V
Supply Voltage-Nom (Vsup) 2.7 V
Surface Mount YES
Technology CMOS
Temperature Grade MILITARY
Terminal Finish NICKEL PALLADIUM GOLD NICKEL PALLADIUM GOLD SILVER
Terminal Form GULL WING
Terminal Pitch 0.65 mm
Terminal Position DUAL
Width 4.4 mm
Base Number Matches 1 1
Moisture Sensitivity Level 1
Peak Reflow Temperature (Cel) 260
Screening Level AEC-Q100
Time@Peak Reflow Temperature-Max (s) 30

Compare 74LVX32TTR with alternatives

Compare 74LVC32APW-Q100/CU with alternatives