CD54HCT132F/3 vs 74HC132DR2G feature comparison

CD54HCT132F/3 Harris Semiconductor

Buy Now Datasheet

74HC132DR2G onsemi

Buy Now Datasheet
Part Life Cycle Code Obsolete Obsolete
Ihs Manufacturer HARRIS SEMICONDUCTOR ON SEMICONDUCTOR
Package Description , SOP, SOP14,.25
Reach Compliance Code unknown unknown
HTS Code 8542.39.00.01 8542.39.00.01
Family HCT HC/UH
JESD-30 Code R-CDIP-T14 R-PDSO-G14
Logic IC Type NAND GATE NAND GATE
Number of Functions 4 4
Number of Inputs 2 2
Number of Terminals 14 14
Operating Temperature-Max 125 °C 125 °C
Operating Temperature-Min -55 °C -55 °C
Package Body Material CERAMIC, METAL-SEALED COFIRED PLASTIC/EPOXY
Package Code DIP SOP
Package Shape RECTANGULAR RECTANGULAR
Package Style IN-LINE SMALL OUTLINE
Propagation Delay (tpd) 50 ns 190 ns
Qualification Status Not Qualified Not Qualified
Supply Voltage-Max (Vsup) 5.5 V 6 V
Supply Voltage-Min (Vsup) 4.5 V 2 V
Supply Voltage-Nom (Vsup) 5 V 4.5 V
Surface Mount NO YES
Technology CMOS CMOS
Temperature Grade MILITARY MILITARY
Terminal Form THROUGH-HOLE GULL WING
Terminal Position DUAL DUAL
Base Number Matches 3 2
Rohs Code Yes
Part Package Code SOIC
Pin Count 14
JESD-609 Code e3
Length 8.65 mm
Load Capacitance (CL) 50 pF
Max I(ol) 0.004 A
Moisture Sensitivity Level 1
Package Equivalence Code SOP14,.25
Packing Method TR
Peak Reflow Temperature (Cel) 260
Prop. Delay@Nom-Sup 38 ns
Schmitt Trigger YES
Seated Height-Max 1.75 mm
Terminal Finish Tin (Sn)
Terminal Pitch 1.27 mm
Time@Peak Reflow Temperature-Max (s) 40
Width 3.9 mm

Compare CD54HCT132F/3 with alternatives

Compare 74HC132DR2G with alternatives