Working...
- Uploading Document
- 2 Processing Document
- 3 Saving Data
If you like Findchips… You will love Findchips PRO. Try it Now.
HD74HC132P-E Renesas Electronics CorporationBuy Now Datasheet |
CD74HCT00E Texas InstrumentsBuy Now Datasheet |
|
| Pbfree Code | Yes | |
| Rohs Code | Yes | Yes |
| Part Life Cycle Code | Obsolete | Active |
| Ihs Manufacturer | RENESAS ELECTRONICS CORP | TEXAS INSTRUMENTS INC |
| Part Package Code | DIP | DIP |
| Package Description | DIP, | DIP, DIP14,.3 |
| Pin Count | 14 | 14 |
| Reach Compliance Code | unknown | compliant |
| ECCN Code | EAR99 | EAR99 |
| HTS Code | 8542.31.00.01 | 8542.39.00.01 |
| Family | HC/UH | HCT |
| JESD-30 Code | R-PDIP-T14 | R-PDIP-T14 |
| JESD-609 Code | e4 | e4 |
| Length | 19.2 mm | 19.305 mm |
| Logic IC Type | NAND GATE | NAND GATE |
| Moisture Sensitivity Level | 1 | |
| Number of Functions | 4 | 4 |
| Number of Inputs | 2 | 2 |
| Number of Terminals | 14 | 14 |
| Operating Temperature-Max | 85 °C | 125 °C |
| Operating Temperature-Min | -40 °C | -55 °C |
| Package Body Material | PLASTIC/EPOXY | PLASTIC/EPOXY |
| Package Code | DIP | DIP |
| Package Shape | RECTANGULAR | RECTANGULAR |
| Package Style | IN-LINE | IN-LINE |
| Peak Reflow Temperature (Cel) | NOT SPECIFIED | NOT SPECIFIED |
| Propagation Delay (tpd) | 125 ns | 30 ns |
| Qualification Status | Not Qualified | Not Qualified |
| Seated Height-Max | 5.06 mm | 5.08 mm |
| Supply Voltage-Max (Vsup) | 6 V | 5.5 V |
| Supply Voltage-Min (Vsup) | 2 V | 4.5 V |
| Supply Voltage-Nom (Vsup) | 4.5 V | 5 V |
| Surface Mount | NO | NO |
| Technology | CMOS | CMOS |
| Temperature Grade | INDUSTRIAL | MILITARY |
| Terminal Finish | NICKEL PALLADIUM GOLD | Nickel/Palladium/Gold (Ni/Pd/Au) |
| Terminal Form | THROUGH-HOLE | THROUGH-HOLE |
| Terminal Pitch | 2.54 mm | 2.54 mm |
| Terminal Position | DUAL | DUAL |
| Time@Peak Reflow Temperature-Max (s) | NOT SPECIFIED | NOT SPECIFIED |
| Width | 7.62 mm | 7.62 mm |
| Base Number Matches | 1 | 7 |
| Factory Lead Time | 6 Weeks | |
| Samacsys Description | High Speed CMOS Logic Quad 2-Input NAND Gates | |
| Load Capacitance (CL) | 50 pF | |
| Max I(ol) | 0.004 A | |
| Package Equivalence Code | DIP14,.3 | |
| Packing Method | TUBE | |
| Power Supplies | 5 V | |
| Power Supply Current-Max (ICC) | 0.04 mA | |
| Prop. Delay@Nom-Sup | 30 ns | |
| Schmitt Trigger | NO | |
