HD74LV240AT vs HD74LVC16240 feature comparison

HD74LV240AT Renesas Electronics Corporation

Buy Now Datasheet

HD74LVC16240 Hitachi Ltd

Buy Now Datasheet
Pbfree Code No
Rohs Code No No
Part Life Cycle Code Not Recommended Obsolete
Ihs Manufacturer RENESAS ELECTRONICS CORP HITACHI LTD
Part Package Code SOIC
Package Description TSSOP, TSSOP, TSSOP48,.3,20
Pin Count 20
Reach Compliance Code compliant unknown
HTS Code 8542.39.00.01 8542.39.00.01
Date Of Intro 1999-12-14
Family LV/LV-A/LVX/H LVC/LCX/Z
JESD-30 Code R-PDSO-G20 R-PDSO-G48
Length 6.5 mm
Logic IC Type BUS DRIVER BUS DRIVER
Number of Bits 4 4
Number of Functions 2 4
Number of Ports 2 2
Number of Terminals 20 48
Operating Temperature-Max 85 °C 85 °C
Operating Temperature-Min -40 °C -40 °C
Output Characteristics 3-STATE 3-STATE
Output Polarity INVERTED INVERTED
Package Body Material PLASTIC/EPOXY PLASTIC/EPOXY
Package Code TSSOP TSSOP
Package Shape RECTANGULAR RECTANGULAR
Package Style SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Cel) NOT SPECIFIED
Propagation Delay (tpd) 17 ns 7.5 ns
Qualification Status Not Qualified Not Qualified
Seated Height-Max 1.1 mm
Supply Voltage-Max (Vsup) 5.5 V 5.5 V
Supply Voltage-Min (Vsup) 2 V 2 V
Supply Voltage-Nom (Vsup) 2.5 V 3.3 V
Surface Mount YES YES
Technology CMOS CMOS
Temperature Grade INDUSTRIAL INDUSTRIAL
Terminal Form GULL WING GULL WING
Terminal Pitch 0.65 mm 0.5 mm
Terminal Position DUAL DUAL
Time@Peak Reflow Temperature-Max (s) NOT SPECIFIED
Width 4.4 mm
Base Number Matches 3 5
Control Type ENABLE LOW
JESD-609 Code e0
Load Capacitance (CL) 50 pF
Max I(ol) 0.024 A
Package Equivalence Code TSSOP48,.3,20
Prop. Delay@Nom-Sup 6.5 ns
Terminal Finish TIN LEAD

Compare HD74LV240AT with alternatives

Compare HD74LVC16240 with alternatives