HD74LV32AFP-E vs 74AC32SJ feature comparison

HD74LV32AFP-E Renesas Electronics Corporation

Buy Now Datasheet

74AC32SJ Fairchild Semiconductor Corporation

Buy Now Datasheet
Pbfree Code Yes Yes
Rohs Code Yes Yes
Part Life Cycle Code Active Obsolete
Ihs Manufacturer RENESAS ELECTRONICS CORP FAIRCHILD SEMICONDUCTOR CORP
Part Package Code SOIC SOP
Package Description SOP, 5.30 MM, LEAD FREE, EIAJ TYPE2, SOP-14
Pin Count 14 14
Reach Compliance Code compliant compliant
HTS Code 8542.39.00.01 8542.39.00.01
Family LV/LV-A/LVX/H AC
JESD-30 Code R-PDSO-G14 R-PDSO-G14
JESD-609 Code e6 e3
Length 10.06 mm 10.2 mm
Logic IC Type OR GATE OR GATE
Moisture Sensitivity Level 1 1
Number of Functions 4 4
Number of Inputs 2 2
Number of Terminals 14 14
Operating Temperature-Max 85 °C 85 °C
Operating Temperature-Min -40 °C -40 °C
Package Body Material PLASTIC/EPOXY PLASTIC/EPOXY
Package Code SOP SOP
Package Shape RECTANGULAR RECTANGULAR
Package Style SMALL OUTLINE SMALL OUTLINE
Propagation Delay (tpd) 19 ns 10 ns
Qualification Status Not Qualified Not Qualified
Seated Height-Max 2.2 mm 2.1 mm
Supply Voltage-Max (Vsup) 5.5 V 6 V
Supply Voltage-Min (Vsup) 2 V 2 V
Supply Voltage-Nom (Vsup) 2.5 V 3.3 V
Surface Mount YES YES
Technology CMOS CMOS
Temperature Grade INDUSTRIAL INDUSTRIAL
Terminal Finish TIN BISMUTH Matte Tin (Sn)
Terminal Form GULL WING GULL WING
Terminal Pitch 1.27 mm 1.27 mm
Terminal Position DUAL DUAL
Width 5.5 mm 5.3 mm
Base Number Matches 1 5
Manufacturer Package Code 14LD,SOP,EIAJ TYPE II, 5.3MM WIDE
ECCN Code EAR99
Load Capacitance (CL) 50 pF
Max I(ol) 0.012 A
Package Equivalence Code SOP14,.3
Packing Method RAIL
Peak Reflow Temperature (Cel) 260
Prop. Delay@Nom-Sup 10 ns
Schmitt Trigger NO
Time@Peak Reflow Temperature-Max (s) 30

Compare HD74LV32AFP-E with alternatives

Compare 74AC32SJ with alternatives