PALCE20V8-10PI vs PAL16L8A-2DMB feature comparison

PALCE20V8-10PI Cypress Semiconductor

Buy Now Datasheet

PAL16L8A-2DMB Cypress Semiconductor

Buy Now Datasheet
Part Life Cycle Code Obsolete Obsolete
Ihs Manufacturer CYPRESS SEMICONDUCTOR CORP CYPRESS SEMICONDUCTOR CORP
Part Package Code DIP
Package Description DIP, DIP24,.3 DIP, DIP20,.3
Pin Count 24
Reach Compliance Code compliant not_compliant
HTS Code 8542.39.00.01 8542.39.00.01
Additional Feature 8 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK
Architecture PAL-TYPE PAL-TYPE
Clock Frequency-Max 58 MHz
JESD-30 Code R-PDIP-T24 R-XDIP-T20
Length 31.75 mm
Number of Dedicated Inputs 12
Number of I/O Lines 8
Number of Inputs 20 16
Number of Outputs 8 8
Number of Product Terms 64 64
Number of Terminals 24 20
Operating Temperature-Max 85 °C 125 °C
Operating Temperature-Min -40 °C -55 °C
Organization 12 DEDICATED INPUTS, 8 I/O
Output Function MACROCELL COMBINATORIAL
Package Body Material PLASTIC/EPOXY CERAMIC
Package Code DIP DIP
Package Equivalence Code DIP24,.3 DIP20,.3
Package Shape RECTANGULAR RECTANGULAR
Package Style IN-LINE IN-LINE
Programmable Logic Type FLASH PLD EE PLD
Propagation Delay 10 ns 40 ns
Qualification Status Not Qualified Not Qualified
Seated Height-Max 4.826 mm
Supply Voltage-Max 5.5 V
Supply Voltage-Min 4.5 V
Supply Voltage-Nom 5 V 5 V
Surface Mount NO NO
Technology CMOS CMOS
Temperature Grade INDUSTRIAL MILITARY
Terminal Form THROUGH-HOLE THROUGH-HOLE
Terminal Pitch 2.54 mm 2.54 mm
Terminal Position DUAL DUAL
Width 7.62 mm
Base Number Matches 1 1
Rohs Code No
ECCN Code 3A001.A.2.C
JESD-609 Code e0
Screening Level 38535Q/M;38534H;883B
Terminal Finish TIN LEAD

Compare PALCE20V8-10PI with alternatives

Compare PAL16L8A-2DMB with alternatives