-
Part Symbol
-
Footprint
-
3D Model
Available Download Formats
By downloading CAD models, you agree to our Terms & Conditions and Privacy Policy
Part Details for GRM155R71E103KA01D by Murata Manufacturing Co Ltd
Overview of GRM155R71E103KA01D by Murata Manufacturing Co Ltd
- Distributor Offerings:
- Number of FFF Equivalents:
- CAD Models:
- Number of Functional Equivalents:
- Part Data Attributes
- Reference Designs:
Tip: Data for a part may vary between manufacturers. You can filter for manufacturers on the top of the page next to the part image and part number.
Price & Stock for GRM155R71E103KA01D
| Distributor | Stock | Package | QTY Break / Prices |
|---|---|---|---|
|
|
12802093 Digi-Reel® |
Digi-Reel |
|
|
|
12802093 Cut Tape |
Cut Tape |
|
|
|
12790000 Tape & Reel |
Reel |
|
|
|
500000 | Reel |
|
|
|
0 | Cut Tape |
|
|
|
0 | Reel |
|
|
|
16326 |
|
|
|
|
440000 |
|
|
|
|
52320 |
|
|
|
|
515593 |
|
Part Details for GRM155R71E103KA01D
GRM155R71E103KA01D CAD Models
GRM155R71E103KA01D Part Data Attributes
|
|
GRM155R71E103KA01D
Murata Manufacturing Co Ltd
Buy Now
Datasheet
|
Compare Parts:
GRM155R71E103KA01D
Murata Manufacturing Co Ltd
Capacitor, Ceramic, Chip, General Purpose, 0.01uF, 25V, ±10%, X7R, 0402 (1005 mm), 0.020"T, -55º ~ +125ºC, 7" Reel/Paper Tape
|
| Source Content uid | GRM155R71E103KA01D | |
| Pbfree Code | Yes | |
| Rohs Code | Yes | |
| Part Life Cycle Code | Not Recommended | |
| Ihs Manufacturer | MURATA MANUFACTURING CO LTD | |
| Part Package Code | 0402 | |
| Package Description | , 0402 | |
| Reach Compliance Code | compliant | |
| ECCN Code | EAR99 | |
| Factory Lead Time | 14 Weeks | |
| Capacitance | 0.01 µF | |
| Capacitor Type | CERAMIC CAPACITOR | |
| Dielectric Material | CERAMIC | |
| Height | 0.5 mm | |
| JESD-609 Code | e3 | |
| Length | 1 mm | |
| Mounting Feature | SURFACE MOUNT | |
| Multilayer | Yes | |
| Negative Tolerance | 10% | |
| Number of Terminals | 2 | |
| Operating Temperature-Max | 125 °C | |
| Operating Temperature-Min | -55 °C | |
| Package Shape | RECTANGULAR PACKAGE | |
| Package Style | SMT | |
| Packing Method | TR, PAPER, 7 INCH | |
| Positive Tolerance | 10% | |
| Rated (DC) Voltage (URdc) | 25 V | |
| Size Code | 0402 | |
| Surface Mount | YES | |
| Temperature Characteristics Code | X7R | |
| Temperature Coefficient | 15% ppm/°C | |
| Terminal Finish | Matte Tin (Sn) - with Nickel (Ni) barrier | |
| Terminal Shape | WRAPAROUND | |
| Width | 0.5 mm |
Alternate Parts for GRM155R71E103KA01D
This table gives cross-reference parts and alternative options found for GRM155R71E103KA01D. The Form Fit Function (FFF) tab will give you the options that are more likely to serve as direct pin-to-pin alternates or drop-in parts. The Functional Equivalents tab will give you options that are likely to match the same function of GRM155R71E103KA01D, but it may not fit your design. Always verify details of parts you are evaluating, as these parts are offered as suggestions for what you are looking for and are not guaranteed.
| Part Number | Description | Manufacturer | Compare |
|---|---|---|---|
| C0402T103K3RAC7867 Capacitors | Ceramic Capacitor, Multilayer, Ceramic, 25V, 10% +Tol, 10% -Tol, X7R, 15% TC, 0.01uF, Surface Mount, 0402, CHIP | KEMET Corporation | GRM155R71E103KA01D vs C0402T103K3RAC7867 |
| GRP155R71E103KA01D Capacitors | Ceramic Capacitor, Ceramic, 25V, X7R, -/+15ppm/Cel TC, 0.01uF, 0402 | Murata Manufacturing Co Ltd | GRM155R71E103KA01D vs GRP155R71E103KA01D |
| 0402B103K250SB Capacitors | Ceramic Capacitor, Multilayer, Ceramic, 25V, 10% +Tol, 10% -Tol, X7R, 15% TC, 0.01uF, Surface Mount, 0402, CHIP | Fenghua (HK) Electronics Ltd | GRM155R71E103KA01D vs 0402B103K250SB |
| 0402B103K250NT Capacitors | Ceramic Capacitor, Multilayer, Ceramic, 25V, 10% +Tol, 10% -Tol, X7R, 15% TC, 0.01uF, Surface Mount, 0402, CHIP | Novacap | GRM155R71E103KA01D vs 0402B103K250NT |
| 0402B103K250ST Capacitors | Ceramic Capacitor, Multilayer, Ceramic, 25V, 10% +Tol, 10% -Tol, X7R, 15% TC, 0.01uF, Surface Mount, 0402, CHIP | Fenghua (HK) Electronics Ltd | GRM155R71E103KA01D vs 0402B103K250ST |
| GRM155R71E103KA01B Capacitors | Ceramic Capacitor, Multilayer, Ceramic, 25V, 10% +Tol, 10% -Tol, X7R, 15% TC, 0.01uF, Surface Mount, 0402, CHIP, ROHS COMPLIANT | Murata Manufacturing Co Ltd | GRM155R71E103KA01D vs GRM155R71E103KA01B |
| CS1005X7R103K250NR Capacitors | Ceramic Capacitor, Multilayer, Ceramic, 25V, 10% +Tol, 10% -Tol, X7R, -/+15ppm/Cel TC, 0.01uF, 0402, | Samwha Electronics | GRM155R71E103KA01D vs CS1005X7R103K250NR |
| 0402B103K250C Capacitors | Ceramic Capacitor, Multilayer, Ceramic, 25V, 10% +Tol, 10% -Tol, X7R, 15% TC, 0.01uF, Surface Mount, 0402, CHIP | Fenghua (HK) Electronics Ltd | GRM155R71E103KA01D vs 0402B103K250C |
| 0402B103K250S Capacitors | Ceramic Capacitor, Multilayer, Ceramic, 25V, 10% +Tol, 10% -Tol, X7R, 15% TC, 0.01uF, Surface Mount, 0402, CHIP | Fenghua (HK) Electronics Ltd | GRM155R71E103KA01D vs 0402B103K250S |
| 0402B103K250N Capacitors | Ceramic Capacitor, Multilayer, Ceramic, 25V, 10% +Tol, 10% -Tol, X7R, 15% TC, 0.01uF, Surface Mount, 0402, CHIP | Fenghua (HK) Electronics Ltd | GRM155R71E103KA01D vs 0402B103K250N |
Resources and Additional Insights for GRM155R71E103KA01D
Reference Designs related to GRM155R71E103KA01D
-
Direct RF-Sampling Radar Receiver for L-: S-: C-: and X-Band Using ADC12DJ3200 Reference Design
The TIDA-01442 reference design utilizes the ADC12DJ3200 evaluation module (EVM) to demonstrate a direct RF-sampling receiver for a radar operating in HF: VHF: UHF: L-: S-: C-: and part of X-band. The wide analog input bandwidth and high sampling rate (6.4 GSPS) of the analog-to-digital converter (ADC) provides multiband coverage with a single or dual ADC. The direct RF-sampling capabilities of the ADC reduces the component count by eliminating several down-conversion stages: thereby reducing overall system complexity.
-
Clocking Reference Design for RF Sampling ADCs in Signal Analyzers and Wireless Testers
TIDA-01016 is a clocking solution for high dynamic range high speed ADC. RF input signals are directly captured using the RF sampling approach by high speed ADC. The ADC32RF45 is a dual- channel: 14-bit: 3-GSPS RF sampling ADC. The 3-dB input bandwidth is 3.2 GHz: and it captures signals up to 4 GHz. This design showcases the clocking solution using the LMX2582: to achieve the best SNR performance of ADC32RF45 at higher input frequencies used in microwave backhaul applications.
-
High-Efficiency Small Form Factor 35W Sync Buck Reference Design
PMP10740 is a single-phase synchronous switching regulator rated for 1V: 35A output from an input voltage of 5V. This design uses the LM27403 synchronous buck controller and two CSD87350Q5D power block MOSFETs to provide maximum efficiency when combined with a 250nH ferrite output inductor. This design solution uses all ceramic capacitors to fit into a minimum board area.
-
Scalable 20.8 GSPS reference design for 12 bit digitizers
This reference design describes a 20.8 GSPS sampling system using RF sampling analog-to-digital converters (ADCs) in time interleaved configuration. Time interleaving method is a proven and traditional way of increasing sample rate: however: matching individual ADCs offset: gain and sampling time mismatch is critical to achieve performance. The complexity of interleaving increases with higher sampling clock. The phase matching between the ADCs is one of the critical specifications to achieve better SFDR and ENOB. This reference design uses the noiseless aperture delay adjustment feature on ADC12DJ5200RF with a 19 fs precise phase control steps that eases 20.8 GSPS interleaving implementation. The reference design uses on-board low noise JESD204B clock generator based on LMK04828 and LMX2594 that meets 12 bit system performance requirement.
-
18V/1kW: 160A Peak: >98% Efficient: High Power Density Brushless Motor Drive Reference Design
The TIDA-00774 is a 1kW drive for a three-phase brushless DC (BLDC) motor in power tools operating from a 5-cell Li-ion battery with a voltage up to 21 V. The design is a 65mm x 60mm compact drive: implementing sensor-based trapezoidal control. The design takes advantage of TI's MOSFET Power Block technology: which integrates two FETs in half-bridge configuration into a single SON 5x6 package: enabling very high power density. The design uses two Power Blocks in parallel and delivers 50-ARMS continuous (120-A peak for 3 second: 160-A peak for 1 second) winding current. The MOSFET power block with minimum parasitic inductance and the current controlled gate driver with slew rate control helps in effective MOSFET paralleling and reduces switching spikes. The current sensing is done by monitoring MOSFET VDS. The board provides cycle by cycle over current and short circuit protection.
-
PMP20834 具有通用交流输入和 5V/200mA 输出的交流/直流降压转换器参考设计
PMP20834 参考设计使用降压转换器将通用交流输入电压（85Vac 至 265Vac）转换为 5V/200mA 直流输出（采用 UCC28880 FET 集成控制器）。此设计基于单层 PCB，且所有电流组件均处于 1.05" x 2.1" 的电路板区域内。
-
TIDA-01168 适用于 12V/48V 汽车系统的双向直流/直流转换器参考设计
TIDA-01168 参考设计是一款四相、双向直流/直流转换器开发平台，适用于 12V/48V 汽车系统。此系统使用两个 LM5170-Q1 电流控制器和一个 TMS320F28027F 微控制器 (MCU) 进行功率级控制。LM5170-Q1 子系统使用平均电流反馈进行电流控制，而 C2000™ 微控制器则提供电压反馈。这种控制机制不再需要多相位转化器通常需要进行的相电流平衡。基于 LM5170-Q1 的系统可实现高级别集成，减小印刷电路板 (PCB) 面积、简化设计并加速开发。
-
TIDA-01450 效率达 92.5% 的 5V、1A、具有成本效益的双层 TO-220 LDO 更换参考设计
此参考设计展示了一款解决方案尺寸较小的高效率、低 EMI 直流/直流模块，可用于替代主要家电中的 LDO。使用直流/直流模块替代 LDO 可以显著提高系统效率，不仅能减小解决方案尺寸并节省 BOM 成本，而且还无需使用散热器。此模块占用空间与 TO-220 封装相同，并且与 TO-220 LDO（如 UA7805）引脚到引脚兼容，便于快速评估和缩短产品上市时间。TPS561201 电源转换器可在满载、低负载和待机状态下增加输出电流并降低功耗。此模块大小与 TO-220 封装相同，引脚与 TO-220 LDO 兼容，便于快速评估和缩短产品上市时间。
-
PMP8764 具有 184-265VAC 输入的初级侧稳压反激 (12V @ 3W)
The PMP8764 reference design uses the UCC28700 primary-side regulated flyback controller to generate a 12V/250mA output from a 230VAC input. The valley switching of the UCC28700 allows this low-cost design to achieve a maximum load efficiency over 78%; no load losses are only 30mW. This circuit fits onto a 23mm x 37mm PCB.
-
4.5V to 14V input Triple-Rail Output POL Reference Design
The PMP40041 is a reference design which uses the TPS56265 to generate three output rails. The input voltage range is 4.5V to 14V. The TPS65265 incorporates a triple synchronous buck converter with continuous output current 5A/3A/2A . The PMP40041 has dedicated headers to switch the output voltage among 1.0V: 1.8V and 3.3V. Default configuration is 1.0V for Vout1: 1.8V for Vout2 and 3.3V for Vout3. The module main power circuit has been optimized for small space and is 22mmX18mm in size. The solution operates in forced continuous current mode to reduce noise susceptibility and RF interference. The solution has been fully tested.
-
PMP8286 通用交流输入、5V/2.1A 智能·USB 充电器
在电流高达 2.1A 的情况下，此参考设计采用准谐振反激式 UCC28700 生成 5V 隔离电压。UCC28700 执行初级侧调整，因此无需光耦合器，同时可降低元件总数。从而形成具备成本效益的紧凑设计。此设计中附带元件的电路板内部装有一个 1.1 英寸 × 1.1 英寸 × 1.1 英寸的立方体。TPS2511 USB 电源开关还提供数据线路控制，可为多数智能手机和平板电脑充电。
-
TIDA-01341 Hi-Fi 耳机放大器电源参考设计
耳机放大器通常需要正负电压。在本参考设计中，两个电压均从一个单路输入电压通过集成分离轨电荷泵转换器生成。它通过五个电容器和四个电阻器提供小解决方案尺寸。
-
PMP20089 适用于小型器件的宽输入电压同步降压转换器参考设计
PMP20089 参考设计的输入电压范围为 10V 到 55V。输出为 4V/12A，并且针对效率和小解决方案尺寸进行了优化。
-
PMP10896 针对企业级以太网交换机的完备 PMBus 电源系统参考设计
Complete PMBus power system for 3 ASIC/FPGA cores, DDR3 core memory, and auxiliary voltages found on high-performance Ethernet Switches.
-
PMP10680 4.5V 至 24V 宽输入、5V/2A 负输出非同步转换器参考设计
The PMP10680 reference design is a non-sync buck converter with buck-boost configuration. The PMP10680 accepts an input voltage of 4.5 to 24Vin and provides a negative 5V output capable of supplying continuous 2A of current to the load. With negative output and the self-positive input,
-
PMP10654 用于单 IGBT 驱动器偏置的双路隔离输出 Fly-Buck 电源模块参考设计
The PMP10654 reference design is a dual isolated outputs Fly-Buck power module for single IGBT driver bias. The two voltage rails are suitable for providing the positive and negative bias to an IGBT gate driver in motor drives for EV/HEV and industrial applications.
-
PMP9367 17.5W 双路 USB 车载充电器参考设计
PMP9367 is a dual USB car charger reference design intended for use in aftermarket automotive application. This design utilizes the LM3150, TPS2561 Dual Channel Power Switch and a TPS2513 USB Dedicated Charging Port Controller. This design operates from 6 to 40V in. The outputs is set to 5V, chan
-
Power Reference Design for a Wearable Device with Wireless Charging using the bq51003 and bq25120
Wearable devices require advanced power management to achieve long battery run times with always-on functionality. Additionally: the devices need to use small rechargeable batteries and enable small footprint designs. This application note shows the implementation of a scalable power management solution for wearables that can be tailored for activity monitors or smart watches. The design provides a wireless charging input: highly configurable battery management solution with Li-Ion battery charger and low quiescent current (Iq) DC/DC buck: boost converter for PMOLED display: boost converter for Heart Rate Monitor (HRM): and second configurable low Iq DC/DC buck.
-
2-cell boost charge system reference design with 5-V USB
This 5-V USB: 2-cell battery boost charger reference design includes a charger system and a 2-cell battery holder with a gauge that can be connected by a cable or work independently. The key components of the charger system include the BQ25883 boost charger: TUSB320LAI Type-C CC logic: MSP430FR2433 microcontroller (MCU): OLED display: USB Type-C and Micro B connecters. The battery gauge is BQ28Z610: which combined with the internal ADC of BQ25883: display the charge and battery parameters. This design can be connected to your own system via a signal connector J5: making it a plug-in turnkey solution. The design is suitable for portable electronics applications: such as POS: Bluetooth® speakers and portable printers.
-
Reference design synchronizing data converter DDC and NCO features for multi-channel RF systems
This reference design provides the solution for synchronization design challenges associated with emerging 5G adapted applications like massive multiple input multiple output (mMIMO): phase array RADAR and communication payload. The typical RF front end contains antenna: low noise amplifier (LNA): mixer : local oscillator (LO) in analog domain and analog to digital converter: numerical controlled oscillator (NCO) and digital down converter (DDC) in digital domain. To achieve overall system synchronization these digital blocks need to be synchronize with system clock. This reference design uses ADC12DJ3200 data converter: achieve less than 5-ps channel-to-channel skew across multiple receiver with deterministic latency by synchronizing on chip NCO with SYNC~ and uses noiseless aperture delay adjustment (tAD Adjust) feature to further reduce skew. This design also provides a very low phase noise clocking solution based the LMX2594 wide band PLL and the LMK04828 synthesizer and jitter cleaner.
-
12.8-GSPS analog front end reference design for high-speed oscilloscope and wide-band digitizer
This reference design provides a practical example of interleaved RF-sampling analog-to-digital converters (ADCs) to achieve a 12.8-GSPS sampling rate. This is achieved by time-terleaving two RF-sampling ADCs. Interleaving requires a phase shift between the ADCs: which this reference design achieves using the Noiseless Aperture Delay Adjustment (tAD Adjust) feature of the ADC12DJ3200. This feature is also used to minimize mismatches typical of interleaved ADCs: maximizing SNR: ENOB: and SFDR performance. A low phase noise clocking tree with JESD204B support is also featured on this reference design: and it is implemented using the LMX2594 wideband PLL and the LMK04828 synthesizer and jitter cleaner.
-
USB Type-C™ and USB PD DRP Reference Design with HDMI Output
The PMP40154 is a true USB Type-C™ and USB PD DRP reference design. The reference design supports USB Type-C™ input to HDMI output display. It implements the USB PD controller and power switch TPS65986: and the alternate mode MUX HD3SS460. It is fully compatible with all of the standard USB Type-C™ products: and backward compatible with legacy devices and adaptors. The design includes some IEC ESD devices TPD8S300: TPD4E02B04 etc. They isolate the system from the high voltage condition present on the connector.
-
Altera Arria V GX FPGA Power Solution Reference Design
The PMP9449 reference design provides all the power supply rails necessary to power Altera's Arria® V GX family of FPGAs. It utilizes a TPS38600 to monitor the input supply and provide power on sequencing. This design features low cost: small footprint discrete ICs and is powered from a single 5V input.
-
Dual Channel-to-Channel Isolated Universal Analog Input Module for PLC Reference Design
TIDA-00550: a dual channel-to-channel isolated universal analog input module reference design for programmable logic controllers (PLCs): combines precision and flexibility. This reference design: used in conjunction with sensor transmitters: can measure standard input voltages and currents as well as thermocouples: RTD and 4-20-mA loops. With only four input terminals: it is suited for applications where smallest real-estate: high versatility and performance is required at the same time.
-
Dual-Wideband RF-to-Digital Receiver Design
The TSW1265EVM is an example design of a wideband RF to digital dual receiver solution capable of digitizing up to 125MHz of spectrum. The system provides a reference on how to use the ADS4249: LMH6521: LMK0480x: and a dual mixer to achieve this. This reference EVEM coupled with a capture card such as the TSW1400 can be used to capture and analyze narrow band and wideband signals. Instructions are provided on how to change the LO and IF frequencies for different application needs. The TIDA-00073 was implemented with hardware from the TSW1265EVM.
-
High Channel Count JESD204B Daisy Chain Clock Reference Design for RADAR and 5G Wireless Testers
High-speed multi-channel applications require low noise and scalable clocking solutions capable of precise channel-to-channel skew adjustment to achieve optimal system SNR: SFDR: and ENOB. This reference design supports scaling up JESD204B synchronized clocks in daisy chain configuration. This design provides multichannel JESD204B clocks using TI’s LMK04828 clock jitter cleaner and LMX2594 wideband PLL with integrated VCOs to achieve clock-to-clock skew of <10 ps. This design is tested with TI’s ADC12DJ3200 EVMs at 3 GSPS: and a channel-to-channel skew of < 50 ps is achieved with improved SNR performance. All key design theories are described to guide users through the part selection process and design optimization. Finally: schematics: board layouts: hardware testing: and test results are included.
-
36V-60V Input 12V/5A Highly Efficient Active Clamp Forward Reference Design
The PMP20742 reference design provides 12V at 5A (60W) from a 36V-60Vdc input with over 94% efficiency. This design uses the UCC2897A active clamp controller along with synchronous rectifiers to achieve very high efficiency. Typical applications include Power Over Ethernet: Telecom: and Server systems.
-
Altera Arria V FPGA Power Supply Reference Design
The PMP9357 reference design is a complete power solution for Altera's Arria V series FPGAs. This design uses several TPS54620 synchronous step down converters: LDOs: and a DDR termination regulator to provide all the necessary rails to power the FPGA. To provide correct power sequencing: a UCD90120A power supply sequencer/monitor is used and can be controlled through I2C.
-
Multichannel RF transceiver reference design for radar and electronic warfare applications
This reference design: an 8-channel analog front end (AFE): is demonstrated using two AFE7444 4-channel RF transceivers and a LMK04828-LMX2594 based clocking subsystem which can enable designs to scale to 16 or more channels. Each AFE channel consists of a 14-bit: 9-GSPS DAC and a 3-GSPS ADC that is synchronized to less than 10ps skew with > 75-dB dynamic range at 2.6 GHz.
-
Automotive Off-battery VCM Supporting 2.5-V Cold Crank Profile Reference Design
This reference design is a high-current: wide input voltage range circuit that can handle engine cold crank profile down to 2.5V. The dual-output voltages are 5V and 3.3V that support up to 10A for each output. The design is suitable for an automotive off-battery infotainment application that needs to support a very stringent starting profile down to 2.5V.
-
1-GHz Signal Bandwidth RF Sampling Receiver Reference Design
The RF sampling architecture offers an alternative to the traditional super-heterodyne architecture. An RF sampling analog-to-digital converter (ADC) operates at a high sampling rate and converts signals directly from radio frequencies (RF) to digital. Because of the high sampling rate: the RF sampling architecture supports very wide signal bandwidths. Higher signal bandwidths increase the capacity of the system allowing for faster data transmission or greater user access.The reference design features the ADC32RF45 which is a dual channel:14-bit resolution ADC sampling up to 3-GSPS. The maximum signal bandwidth is set by the ADC sampling rate divided by two. With this reference design the signal bandwidth capability exceeds 1-GHz. The maximum input frequency is set by the input bandwidth of the input buffers of the ADC and the input transformers. This reference design allows direct capture of RF signals up to 4-GHz which is suitable for all of the key telecommunication bands and S-band RADAR applications. The design includes an optimized clocking solution for maintaining the JESD204B serialized data interface and achieving the highest signal-to-noise ratio (SNR) performance.
-
High Channel Count JESD204B Clock Generation Reference Design for RADAR and 5G Wireless Testers
High-speed multi-channel applications require low noise and scalable clocking solutions capable of precise channel-to-channel skew adjustment to achieve optimal system SNR: SFDR: and ENOB. This reference design supports high channel count JESD204B synchronized clocks using one master and multiple slave clocking devices. This design provides multichannel JESD204B clocks using TI’s LMK04828 clock jitter cleaner and LMX2594 wideband PLL with integrated VCOs to achieve clock-to-clock skew of <10 ps. This design is tested with TI’s ADC12DJ3200 EVMs at 3 GSPS: and a channel-to-channel skew of < 50 ps is achieved with improved SNR performance. All key design theories are described to guide users through the part selection process and design optimization. Finally: schematics: board layouts: hardware testing: and test results are included.
-
PMP7158 非同步降压，5.0V/0.6A
具有宽输入电压范围和 5.0V (0.6A) 输出的非同步降压转换器。
-
PMP5672 使用 TPS40303 实现同步降压（具有 VID）
Universal buck converter provides up to 25A load current for DSPcores or similar w/ 4-bit VID interface, TPS40303
-
Secured 6LoWPAN mesh end-node with enhanced network capacity reference design
This reference design implements an RF mesh network end node with DTLS security for smart meter Advanced Metering Infrastructure (AMI) networks. The network is an IPv6 over low-power wireless personal area networks (6LoWPAN) solution. The design implements this network in a single CC1312R SimpleLink™ Wireless MCU to enhanceperformance and minimize system cost. The complete 6LoWPAN mesh network runs on top of the TI-15.4 stack based on IEEE 802.15.4e/g protocols and implements an un-slotted channel hopping (USCH) mode to provide protection against network interference. Network capacity is improved and the security is enhanced compared to TIDA-010003 end node design with the inclusion of larger neighbor and routing tables that optimize packet routing decisions.
-
Universal data concentrator reference design supporting Ethernet: 6LoWPAN RF mesh & more
IPv6-based grid communications are becoming the standard choice in industrial markets and applications like smart meters and grid automation. The universal data concentrator design provides a complete IPv6-based network solution integrated with Ethernet backbone communication: 6LoWPAN RF mesh networking: RS-485 and more. The 6LoWPAN mesh networking addresses key concerns such as standard-based interoperability: reliability: security and long-distance connectivity. This design allows controlling and monitoring end devices remotely with a web server accessible via Ethernet backbone communication. It also provides 3.3V and 5V voltage rails and various peripheral interfaces to extend to additional connectivity such as broadband power-line communication (PLC): cellular and Wi-Fi®.
-
Flexible 3.2-GSPS multi-channel AFE reference design for DSOs: radar and 5G wireless test systems
This high speed multi-channel data capture reference design enables optimum system performance. System designers needs to consider critical design parameters like clock jitter and skew for high speed multi-channel clock generation: which affects overall system SNR: SFDR: channel to channel skew and deterministic latency. This reference design demonstrates multi-channel AFE and clock solution using high speed data converters with JESD204B: high speed amplifiers: high performance clocks and low noise power solutions to achieve optimum system performance
-
TIDA-00890 具有 DFP 控制器的 USB Type-A 插头转 USB Type-C 插座 SS（超高速）MUX 参考设计
The TIDA-00890 Dongle is designed to evaluate HD3SS3220 devices for DFP implementations. This reference design can also be used as a hardware reference design for any implementation using the HD3SS3220 with a USB-C™ connector. The layout files can be used as a guideline to imple
-
Single Phase 60W Audio Amplifier Reference Design
PMP9372 is a single-phase synchronous boost converter: which utilizes the LM5121 controller. Inrush limiting is set to 11A nominal: which allows startup into a 4700μF output capacitor. The TPS3700DDC is used as an output voltage monitor: which provides Power Good signaling of output over-voltage and under-voltage.
-
36-60V Input: 8.5V/400mA Synchronous Buck Reference Design
This design uses the LM5017 to generate an 8.5V at 400mA rail from a 36V-60Vdc source. The constant on-time control method of the LM5017 minimizes the component count: resulting in a simple design. This supply achieves a peak efficiency over 87%.
-
6-Watt Magnetically Resistant Quasi-Resonant Flyback Reference Design
This reference design is a quasi-resonant flyback developed to be resistant to large magnetic fields near the transformer. It has a regulated 3.6 Volt output that can handle up to 1 A of current and secondary 12 V output that can handle 0.2 A.
-
PMP8000 高效小尺寸 150W 同步降压参考设计
PMP8000 is a single-phase synchronous buck converter rated for 5V output at 30A from an input voltage of 12V. This design uses the LM27403 synchronous buck controller and CSD87350Q5D power block MOSFETs provide maximum efficiency when combined with a 250nH ferrite output inductor. The design solu
-
Universal AC Input: 24V/1A PFC-Flyback Reference Design
This UCC28050-based reference design provides both isolation and power factor correction in a single stage. The circuit is built on a 76mm by 50mm: two layer board. The test report documents performance with regards to efficiency: power factor: thermal: EMI: and more.
-
PMP7040 具有 147 至 400 VAC 35V/0.06A 输入，使用 UCC28610 的计量用隔离式反激
PMP7040.1(20V@0.25A) 参考设计是面向 3 相智能仪表（147-400VAC，20V@0.25A）的隔离型 DCM 反激式 - 使用 UCC28610 的多输出反激式，主要用于计量应用。可以从使用 147 到 400 伏特交流电的输入生成隔离式 20 伏特输出（0.25 安培）。该设计有多个输出。
-
Universal AC Input: 12V/3A Single stage PFC-Flyback Reference Design with Synchronous Rectification
The PMP9730 reference design employs the UCC28051 power factor correction controller to implement a single stage PFC-Flyback AC/DC converter that generates an isolated 12V output at 3A from a universal AC input. The design features UCC28910 primary side regulation Flyback switcher for generating the VDD bias rails and the UCC24610 for 2ndary side synchronous rectification. This provides an excellent solution for systems such as motor drives requiring an isolated bus voltage: good power factor and high efficiency.
-
PMP7899 具有隔离输出的非同步反激转换器
PMP7899 is an isolated flyback converter utilizing the LM5022 for industrial applications. This design has a minimum operating input voltage of 8V and a maximum input voltage of 18V. A custom flyback transformer from Coilcraft is used in this design.
-
Reference Design for Extending the OPA857 Transimpedance Bandwidth
The OPA857 is a wideband: ultralow noise transimpedance amplifier (TIA) targeted at photodiode monitoring applications. The OPA857 has two selectable gain configurations of 5kΩ and 20kΩ while maintaining a nearly constant closed-loop bandwidth in excess of 100MHz . In this reference design: external resistors are added in parallel with the internal resistors to take advantage of the high-speed amplifier core to extend the transimpedance bandwidth of the amplifier.
-
PMP5040 18V-60V Input Flyback 6.5V@2A
PMP5040 参考设计在反向控制中使用 TPS40210 PWM 控制器生成隔离式 6.5V/2A 输出，效率达到 80% 以上。
-
PMP9780 参考设计：采用 TPS65131-Q1 和电荷泵的双极 TFT LCD 电源
This reference design details a display power circuit which generates a bipolar voltage rail for source drivers and additional supplies for gate drivers. Charge pumps are used to generate the voltage supply for gate drivers, which makes this design easy to implement. By using only one dc-dc conve
-
PMP4390 符合 Energy Star 6 效率等级的通用交流输入 15W 适配器
This 5V / 3A adapter solution is fully tested and passes EMI and EMC (CE,RE) safety requirements. It implements a high efficiency primary side controller UCC28713 and synchronous rectifier UCC24610 pair. The efficiency of the design complies with Energy Star 6 and is designed to fit into small fo
-
50-Ohm 2-GHz Oscilloscope Front-end Reference Design
This reference design is part of an analog front-end for 50Ω-input oscilloscope application. System designers can readily use this evaluation platform to process input signals from DC to 2 GHz in both frequency-domain and time-domain applications.
-
High Speed: Linear Transimpedance Reference Design
The high-speed: linear transimpedance amplifier reference design is a high-speed: linear: two-stage transimpedance amplifier (TIA) application which uses the LMH5401 fully differential amplifier (FDA). Included in the reference design is a photo diode with integrated fiber pigtail. The provided photo diode allows for ease of testing as it represents a nearly ideal current source.
-
RF Sampling 4-GSPS ADC Reference Design with 8-GHz DC-Coupled Differential Amplifier
Wideband radio frequency (RF) receivers allow greatly increased flexibility in radio designs. The wide instantaneous bandwidth allows flexible tuning without changing hardware and the ability to capture multiple channels at widely separated frequencies.This reference design describes a wideband RF receiver utilizing a 4-GSPS analog-to-digital converter (ADC): with an 8-GHz: DC-coupled: fully differential amplifier front end. The amplifier front end provides signal gain and allows capture of signals down to DC: which is not possible with a balun-coupled input.
- PMP9595 面向汽车应用的 270W 双相升压转换器
1 - 5 of 54 reference designs
