LMK04828BISQ/NOPB

Ultra low-noise JESD204B compliant clock jitter cleaner with integrated 2370 to 2630-MHz VCO0. 64-WQFN -40 to 85

Manufacturer Texas Instruments
Price Range $16.3610

Part Details

CAD Models Information

Distributors with Stock

Total Inventory

527

Part Number Description Manufacturer Compare
LMK04828BISQX/NOPB Microcontrollers and Processors Ultra low-noise JESD204B compliant clock jitter cleaner with integrated 2370 to 2630-MHz VCO0. 64-WQFN -40 to 85 Texas Instruments LMK04828BISQ/NOPB vs LMK04828BISQX/NOPB
LMK04821NKDR Microcontrollers and Processors Ultra low jitter synthesizer and jitter cleaner with JESD204B support 64-WQFN -40 to 85 Texas Instruments LMK04828BISQ/NOPB vs LMK04821NKDR
LMK04828BISQE/NOPB Microcontrollers and Processors Ultra low-noise JESD204B compliant clock jitter cleaner with integrated 2370 to 2630-MHz VCO0. 64-WQFN -40 to 85 Texas Instruments LMK04828BISQ/NOPB vs LMK04828BISQE/NOPB
LMK04821NKDT Microcontrollers and Processors Ultra low jitter synthesizer and jitter cleaner with JESD204B support 64-WQFN -40 to 85 Texas Instruments LMK04828BISQ/NOPB vs LMK04821NKDT
Part Number Description Manufacturer Compare
LMK04826BISQX Microcontrollers and Processors IC OTHER CLOCK GENERATOR, Clock Generator Texas Instruments LMK04828BISQ/NOPB vs LMK04826BISQX
LMK04826BISQ Microcontrollers and Processors IC OTHER CLOCK GENERATOR, Clock Generator Texas Instruments LMK04828BISQ/NOPB vs LMK04826BISQ
LMK04826BISQE Microcontrollers and Processors IC OTHER CLOCK GENERATOR, Clock Generator Texas Instruments LMK04828BISQ/NOPB vs LMK04826BISQE
LMK04828BISQX/NOPB Microcontrollers and Processors Ultra low-noise JESD204B compliant clock jitter cleaner with integrated 2370 to 2630-MHz VCO0. 64-WQFN -40 to 85 Texas Instruments LMK04828BISQ/NOPB vs LMK04828BISQX/NOPB
LMK04826BISQE/NOPB Microcontrollers and Processors Ultra low-noise JESD204B compliant clock jitter cleaner with integrated 1840 to1970-MHz VCO0 64-WQFN -40 to 85 Texas Instruments LMK04828BISQ/NOPB vs LMK04826BISQE/NOPB
LMK04828BISQE/NOPB Microcontrollers and Processors Ultra low-noise JESD204B compliant clock jitter cleaner with integrated 2370 to 2630-MHz VCO0. 64-WQFN -40 to 85 Texas Instruments LMK04828BISQ/NOPB vs LMK04828BISQE/NOPB
LMK04821NKDR Microcontrollers and Processors Ultra low jitter synthesizer and jitter cleaner with JESD204B support 64-WQFN -40 to 85 Texas Instruments LMK04828BISQ/NOPB vs LMK04821NKDR
LMK04826BISQ/NOPB Microcontrollers and Processors Ultra low-noise JESD204B compliant clock jitter cleaner with integrated 1840 to1970-MHz VCO0 64-WQFN -40 to 85 Texas Instruments LMK04828BISQ/NOPB vs LMK04826BISQ/NOPB
LMK04821NKDT Microcontrollers and Processors Ultra low jitter synthesizer and jitter cleaner with JESD204B support 64-WQFN -40 to 85 Texas Instruments LMK04828BISQ/NOPB vs LMK04821NKDT
LMK04826BISQX/NOPB Microcontrollers and Processors Ultra low-noise JESD204B compliant clock jitter cleaner with integrated 1840 to1970-MHz VCO0 64-WQFN -40 to 85 Texas Instruments LMK04828BISQ/NOPB vs LMK04826BISQX/NOPB

Global Popularity

Popularity in Microcontrollers and Processors

Popularity in Clock Generators

Popularity by Region

Very High

Medium

Good

Low

  • 1. United States
    100
  • 2. China
    89
  • 3. South Korea
    82
  • 4. Estonia
    78
  • 5. Norway
    76
  • 6. Thailand
    76
  • 7. Japan
    74
  • 8. Malaysia
    73
  • 9. Taiwan
    72
  • 10. Singapore
    70

Estimated Price History

Estimated Stock History

Market Price Analysis

No data available
  • 1. Texas Instruments $16.3610 Buy Now

Datasheets & Reference Designs

Reference Designs

  • TIDA-01015 4 GHz Clock Reference Design for 12 Bit High Speed ADCs in Digital Oscilloscopes & Wireless Testers | TI.com
    TIDA-01015: The TIDA-01015 is a clocking solution reference design for high speed direct RF sampling GSPS ADCs. This design showcases the significance of the sampling clock to achieve high SNR for 2nd Nyquist zone input signal frequencies. ADC12J4000 is a 12-bit, 4-GSPS RF sampling ADC with 3-dB input bandwidth of 3.2 GHz capable of capturing signals up to 4 GHz. This design highlights a clocking solution for the ADC12J4000 using TRF3765, to achieve high SNR performance at high input frequencies used in applications such as digital storage oscilloscopes (DSO) and wireless testers.
  • RF Sampling 4-GSPS ADC Reference Design with 8-GHz DC-Coupled Differential Amplifier
    TIDA-00431: Wideband radio frequency (RF) receivers allow greatly increased flexibility in radio designs. The wide instantaneous bandwidth allows flexible tuning without changing hardware and the ability to capture multiple channels at widely separated frequencies. This reference design describes a wideband RF receiver utilizing a 4-GSPS analog-to-digital converter (ADC), with an 8-GHz, DC-coupled, fully differential amplifier front end. The amplifier front end provides signal gain and allows capture of signals down to DC, which is not possible with a balun-coupled input.
  • TIDA-00359 Clocking Solution Reference Design for GSPS ADCs | TI.com
    TIDA-00359: Low cost, high performance clocking solution for GSPS data converters. This reference design discusses the use of a TRF3765, a low noise frequency synthesizer, generating the sampling clock for a 4 GSPS analog-to-digital converter (ADC12J4000). Experiments demonstrate data sheet comparable SNR and SFDR performance.
  • TIDA-01215 Power Supply Reference Design for Optimizing Spur and Phase Noise in RF-sampling DACs | TI.com
    TIDA-01215: This reference design provides an efficient power supply scheme to power-up the RF-sampling DAC38RF8x digital-to-analog data converter (DAC) without sacrificing performance and also reduces board area and BOM. The reference design uses both DC/DC switchers and an LDO to power-up the DAC38RF8x while achieving high analog performance (spurious and phase noise) and minimizing power efficiency trade-offs. The design method outlined here can be extended to the power supply design of other RF-sampling data converters.
  • TIDA-00353 Equalization Optimization of a JESD204B Serial Link Reference Design | TI.com
    TIDA-00353: Employing equalization techniques is an effective way of compensating for channel loss in JESD204B high speed serial interfaces for data converters. This reference design features the ADC16DX370, a dual 16-bit, 370 MSPS analog-to-digital converter (ADC) that utilizes de-emphasis equalization to prepare the 7.4 Gbps serial data for transmission. Configuration allows a user to optimize the de-emphasis setting (DEM) and output voltage swing setting (VOD) of the output driver to inversely match the characteristics of the channel. Experiments demonstrate the reception of a clean data eye over 20” of FR-4 material at the full data rate.
  • TIDA-00432 Synchronization of JESD204B Giga-Sample ADCs using Xilinx Platform for Phased Array Radar Systems | TI.com
    TIDA-00432: This system level design shows how two ADC12J4000 evaluation modules (EVMs) can be synchronized together using a Xilinx VC707 platform. The design document describes the required hardware modifications and device configurations, including the clocking scheme. Example configuration files are shown for each EVM. The FPGA firmware is described and the relevant Xilinx IP block configuration parameters are shown. Data taken on the actual hardware is shown and analyzed, showing synchronization within 50 ps without characterized cables or calibrated propagation delays.
  • TIDA-00826 50-Ohm 2-GHz Oscilloscope Front-end Reference Design | TI.com
    TIDA-00826: This reference design is part of an analog front-end for 50Ω-input oscilloscope application. System designers can readily use this evaluation platform to process input signals from DC to 2 GHz in both frequency-domain and time-domain applications.
  • TIDA-00684 High-Bandwidth Arbitrary Waveform Generator Reference Design: DC or AC coupled, High-Voltage output | TI.com
    TIDA-00684: In TIDA-00684 reference design a quad-channel TSW3080 evaluation module (EVM) is developed to shows how to use an active amplifier interface with the DAC38J84 to demonstrate an arbitrary-waveform-generator frontend. The DAC38J84 provides four DAC channels with 16 bits of resolution with a maximum update rate of 2.5 GSPS. The THS3217 provides a wideband differential-to-single-ended output. The THS3095 provides a high dynamic range output of up to 26 VP-P. The LMH5401 provides a very wideband differential output. All of these paths provide a DC-coupled interface with the ability to drive 50 Ω at a high-performance level. The design also includes a reference transformer path for comparison purposes.
  • TIDA-01161 1-GHz Signal Bandwidth RF Sampling Receiver Reference Design | TI.com
    TIDA-01161: The RF sampling architecture offers an alternative to the traditional super-heterodyne architecture. An RF sampling analog-to-digital converter (ADC) operates at a high sampling rate and converts signals directly from radio frequencies (RF) to digital. Because of the high sampling rate, the RF sampling architecture supports very wide signal bandwidths. Higher signal bandwidths increase the capacity of the system allowing for faster data transmission or greater user access. The reference design features the ADC32RF45 which is a dual channel,14-bit resolution ADC sampling up to 3-GSPS. The maximum signal bandwidth is set by the ADC sampling rate divided by two. With this reference design the signal bandwidth capability exceeds 1-GHz. The maximum input frequency is set by the input bandwidth of the input buffers of the ADC and the input transformers. This reference design allows direct capture of RF signals up to 4-GHz which is suitable for all of the key telecommunication bands and S-band RADAR applications. The design includes an optimized clocking solution for maintaining the JESD204B serialized data interface and achieving the highest signal-to-noise ratio (SNR) performance.
  • Synchronization of JESD204B Giga-Sample ADCs using Xilinx Platform for Phased Array Radar Systems
    TIDA-00432: This system level design shows how two ADC12J4000 evaluation modules (EVMs) can be synchronized together using a Xilinx VC707 platform. The design document describes the required hardware modifications and device configurations, including the clocking scheme. Example configuration files are shown for each EVM. The FPGA firmware is described and the relevant Xilinx IP block configuration parameters are shown. Data taken on the actual hardware is shown and analyzed, showing synchronization within 50 ps without characterized cables or calibrated propagation delays.
  • TIDA-00153 JESD204B Link Latency Design Using a High Speed ADC | TI.com
    TIDA-00153: JESD204B links are the latest trend in data-converter digital interfaces. These links take advantage of high-speed serial-digital technology to offer many compelling benefits including improved channel densities. This reference design addresses one of the challenges of adopting the new interface: understanding and designing the link latency. An example achieves deterministic latency and determines the link latency of a system containing the Texas Instruments LM97937 ADC and Xilinx Kintex 7 FPGA.
  • TIDA-00409 1-GHz Bandwidth Dual Channel Transmitter up to 4-GHz Reference Design | TI.com
    TIDA-00409: The TSW38J84 EVM reference design provides a platform to demonstrate a wideband dual transmit solution that incorporates an integrated LO. The reference design utilizes the 2.5 GSPS DAC38J84 device with the high performance modulators: TRF3722 (including integrated PLL/VCO) and TRF3705. The TRF3722 and TRF3705 can be combined to form a dual transmit solution with the TRF3722 generating the local oscillator (LO) for both modulators. The interface between the DAC38J84 and the modulators is discussed as well as measurements showing the combined performance of the DAC and modulators. The measurements illustrate the bandwidth performance, output third order intercept performance, harmonic distortion and sideband suppression performance.
  • TIDA-01163 Multi-band RF Sampling Receiver Reference Design | TI.com
    TIDA-01163: The RF sampling receiver captures signals directly in the radio frequency (RF) band. In a multi-band application the desired signals are not very wide band but they are spaced far apart within the spectrum. The reference design captures signals in different RF bands and digitally down-converts them to baseband. The reference design showcases the ADC32RF80 dual channel, 14-bit, 3-GSPS RF sampling telecom receiver. The device includes two digital down converters (DDC) per channel. The DDC offers decimation values from 8 to 32 and includes a 16-bit numerically controlled. With the high sampling rate of the ADC32RF80 the reference design captures a large swatch of RF spectrum which contains signals in multiple bands and potentially undesired interferers. The DDC independently mixes the desired bands to digital baseband. Decimation reduces the output data rate to a lower level and provides digital filtering around the desired band to eliminate interference and to improve signal-to-noise ratio performance. This feature is critical for high end telecommunication receivers that require high dynamic range.
  • TIDEP0034 66AK2L06 DSP+ARM Processor with JESD204B Attach to Wideband ADCs and DACs | TI.com
    TIDEP0034: For developers currently using an FPGA or ASIC to connect to high speed data converters who need faster time to market with increased performance and significant reduction in cost, power, and size this reference design includes the first widely available processor integrating a JESD204B interface and Digital Front End (DFE) processing. Connecting to the ADC12J4000 and DAC38J84 provides an efficient solution for Test & Measurement and Defense applications.
  • TIDA-00467 Synchronizing Multiple JESD204B ADCs for Emitter Position Location Reference Design | TI.com
    TIDA-00467: A common technique to estimate the position of emitters uses the amplitude and phase shift data of a signal derived from an array of spatially distributed sensors. For such systems, it is important to guarantee a deterministic phase relationship between the sensors to minimize errors in the actual measured data. This application design will discuss how multiple Analog to Digital Converters (ADCs) with a JESD204B interface can be synchronized so that the sampled data from the ADCs are phase aligned.
  • TIDA-00988 160-MHz Bandwidth Wireless Signal Tester Reference Design | TI.com
    TIDA-00988: This reference design implements an IF subsystem for a standard wireless signal tester with an active balun-amplifier (LMH5401), LC bandpass filter, 16-bit ADC (ADC31JB68) and clock cleaner and generator PLL (LMK04828). Measurements using modulated signals demonstrate reception of the signal with high constellation clarity and MER sufficient for testing a wide variety of standard signal types including 802.11ac (Wi-Fi), Bluetooth, Zigbee, and the common cellular standards like UMTS and LTE.
  • TIDA-00814 RF Sampling S-Band Radar Receiver Reference Design | TI.com
    TIDA-00814: A direct RF sampling receiver approach to a radar system operating in S-band is demonstrated using the ADC32RF45, 3-Gsps, 14-bit analog to digital converter (ADC). RF sampling reduces the complexity of a system by removing down conversion and using a high sampling rate enables wider signal bandwidths. The approach is demonstrated by building a receiver based on the ASR-11 air traffic control radar specifications.
  • TIDA-00431 RF Sampling 4-GSPS ADC Reference Design with 8-GHz DC-Coupled Differential Amplifier | TI.com
    TIDA-00431: Wideband radio frequency (RF) receivers allow greatly increased flexibility in radio designs. The wide instantaneous bandwidth allows flexible tuning without changing hardware and the ability to capture multiple channels at widely separated frequencies. This reference design describes a wideband RF receiver utilizing a 4-GSPS analog-to-digital converter (ADC), with an 8-GHz, DC-coupled, fully differential amplifier front end. The amplifier front end provides signal gain and allows capture of signals down to DC, which is not possible with a balun-coupled input.
  • TIDA-01017 High Speed Multi-Channel ADC Clock Reference Design for Oscilloscopes, Wireless Testers and Radars | TI.com
    TIDA-01017: The TIDA-01017 reference design demonstrates the performance of a clocking solution for a high speed multi-channel system, analyzed by measuring the channel to channel skew for the entire input frequency range of the RF sampling ADC. Channel to channel skew is critical for phased array radar and oscilloscope applications. The ADC12J4000 is a low power, 12-bit, 4-GSPS RF-sampling analog to digital converter (ADC) with a buffered analog input, integrated digital down Converter, features a JESD204B interface, and it captures signals up to 4GHz. This design showcases the clocking solution using the LMK04828, to achieve the synchronization between multiple ADC12J4000 signal chains using synchronized SYSREF.
  • TIDA-01016 Clocking Reference Design for RF Sampling ADCs in Signal Analyzers and Wireless Testers | TI.com
    TIDA-01016: TIDA-01016 is a clocking solution for high dynamic range high speed ADC. RF input signals are directly captured using the RF sampling approach by high speed ADC. The ADC32RF45 is a dual- channel, 14-bit, 3-GSPS RF sampling ADC. The 3-dB input bandwidth is 3.2 GHz, and it captures signals up to 4 GHz. This design showcases the clocking solution using the LMX2582, to achieve the best SNR performance of ADC32RF45 at higher input frequencies used in microwave backhaul applications.
  • TIDA-01240 RF-Sampling S-Band Radar Transmitter Reference Design | TI.com
    TIDA-01240: Synthesis of waveforms appropriate for an S-band multifunction phased array radar (MPAR) is demonstrated with an RF sampling architecture utilizing the DAC38RF80, a 9GSPS 16-bit digital-to-analog converter (DAC). The RF sampling transmit architecture simplifies the signal chain, bringing the data converter closer to the antenna, allowing flexibility with high performance.
  • 1-GHz Bandwidth Dual Channel Transmitter up to 4-GHz Reference Design
    TIDA-00409: The TSW38J84 EVM reference design provides a platform to demonstrate a wideband dual transmit solution that incorporates an integrated LO. The reference design utilizes the 2.5 GSPS DAC38J84 device with the high performance modulators: TRF3722 (including integrated PLL/VCO) and TRF3705. The TRF3722 and TRF3705 can be combined to form a dual transmit solution with the TRF3722 generating the local oscillator (LO) for both modulators. The interface between the DAC38J84 and the modulators is discussed as well as measurements showing the combined performance of the DAC and modulators. The measurements illustrate the bandwidth performance, output third order intercept performance, harmonic distortion and sideband suppression performance.
  • TIDA-00822 16-Bit 1-GSPS Digitizer Reference Design with AC and DC Coupled Variable Gain Amplifier | TI.com
    TIDA-00822: This reference design discusses the use and performance of the Digital Variable-Gain high-speed amplifier, the LMH6401, to drive the high-speed analog-to-digital converter (ADC), the ADS54J60 device. Different options for common-mode voltages, power supplies, and interfaces are discussed and measued, including AC-coupling and DC-coupling, to meet the requirements of a variety of applications.
  • TIDEP0060 Optimized Radar System Reference Design Using a DSP+ARM SoC | TI.com
    TIDEP0060: For modern radar system developers currently using an FPGA or ASIC to connect to high speed data converters, who need faster time to market with increased performance and significant reduction in cost, power, and size, this reference design includes the first widely available processor integrating a JESD204B interface and Digital Front End (DFE) processing. Connecting to the ADC14X250 and DAC38J84 provides an efficient solution for avionics and defense applications such radar, electronic warfare, compute platforms and transponders.
  • Clocking Solution Reference Design for GSPS ADCs
    TIDA-00359: Low cost, high performance clocking solution for GSPS data converters. This reference design discusses the use of a TRF3765, a low noise frequency synthesizer, generating the sampling clock for a 4 GSPS analog-to-digital converter (ADC12J4000). Experiments demonstrate data sheet comparable SNR and SFDR performance.
  • TIDA-00360 700–2700 MHz Dual-Channel Receiver with 16-Bit ADC and 100 MHz IF Bandwidth Reference Design | TI.com
    TIDA-00360: The increasing demand on wireless networks to provide faster data links to customers has driven transceiver hardware to increasingly demanding performance with enough bandwidth to support the largest standardized multi-carrier frequency bands (with band aggregation in some cases) and enough receiver sensitivity and dynamic range to function in the presence of the strong blocking signals common in busy environments. This TI Design describes a RF receiver subsystem reference design with 16-bit sampler that achieves more than 100MHz of bandwidth including a down-converting mixer, digital variable gain amplifier (DVGA), high speed pipelined analog-to-digital converter (ADC), local oscillator (LO) RF synthesizer, and jitter-cleaning clock generator.
  • Synchronizing Multiple JESD204B ADCs for Emitter Position Location Reference Design
    TIDA-00467: A common technique to estimate the position of emitters uses the amplitude and phase shift data of a signal derived from an array of spatially distributed sensors. For such systems, it is important to guarantee a deterministic phase relationship between the sensors to minimize errors in the actual measured data. This application design will discuss how multiple Analog to Digital Converters (ADCs) with a JESD204B interface can be synchronized so that the sampled data from the ADCs are phase aligned.
  • 66AK2L06 DSP+ARM Processor with JESD204B Attach to Wideband ADCs and DACs
    TIDEP0034: For developers currently using an FPGA or ASIC to connect to high speed data converters who need faster time to market with increased performance and significant reduction in cost, power, and size this reference design includes the first widely available processor integrating a JESD204B interface and Digital Front End (DFE) processing. Connecting to the ADC12J4000 and DAC38J84 provides an efficient solution for Test & Measurement and Defense applications.
  • TIDA-01084 Continuous Wave Phase-aligned Multitone Generator: DC-to-6-GHz RF-Sampling DAC Reference Design | TI.com
    TIDA-01084: The TIDA-01084 reference design demonstrates the use of RF sampling DAC to generate continuous phase-aligned multitone waveforms. With four 48-bit independent NCOs, the 14-bit, 9GSPS DAC38RF83 can generate four CW tones placed anywhere within the first Nyquist zone or up to 6 GHz in the second. This reference design covers the theory of operations, explanation of the GUI, and directions for programming NCOs to generate the tones without the requirement of an external pattern generator. This design demonstrates an easy-to-use method which greatly simplifies and reduces the bill of materials (BOM) for continuos waveform generation.
  • Equalization Optimization of a JESD204B Serial Link Reference Design
    TIDA-00353: Employing equalization techniques is an effective way of compensating for channel loss in JESD204B high speed serial interfaces for data converters. This reference design features the ADC16DX370, a dual 16-bit, 370 MSPS analog-to-digital converter (ADC) that utilizes de-emphasis equalization to prepare the 7.4 Gbps serial data for transmission. Configuration allows a user to optimize the de-emphasis setting (DEM) and output voltage swing setting (VOD) of the output driver to inversely match the characteristics of the channel. Experiments demonstrate the reception of a clean data eye over 20” of FR-4 material at the full data rate.
  • TIDA-01378 Wideband Receiver Reference Design for Upstream DOCSIS 3.1 Applications | TI.com
    TIDA-01378: This reference design consists of an analog front-end (AFE) signal chain for wideband receiver applications using the LMH2832 digitally controlled variable gain amplifier (DVGA) and ADS54J40 analog-to-digital converter (ADC). The design is primarily targeted for upstream DOCSIS 3.1 receiver applications specified for cable modem termination systems (CMTS) and supports up to 196 MHz of upstream signal bandwidth. The circuit solves the filtering and analog signal processing requirements for the DOCSIS 3.1 standard, which makes it easier for system designers to readily incorporate the design on the CMTS-side of the upstream signal path.
  • 700–2700 MHz Dual-Channel Receiver with 16-Bit ADC and 100 MHz IF Bandwidth Reference Design
    TIDA-00360: The increasing demand on wireless networks to provide faster data links to customers has driven transceiver hardware to increasingly demanding performance with enough bandwidth to support the largest standardized multi-carrier frequency bands (with band aggregation in some cases) and enough receiver sensitivity and dynamic range to function in the presence of the strong blocking signals common in busy environments. This TI Design describes a RF receiver subsystem reference design with 16-bit sampler that achieves more than 100MHz of bandwidth including a down-converting mixer, digital variable gain amplifier (DVGA), high speed pipelined analog-to-digital converter (ADC), local oscillator (LO) RF synthesizer, and jitter-cleaning clock generator.
  • JESD204B Link Latency Design Using a High Speed ADC
    TIDA-00153: JESD204B links are the latest trend in data-converter digital interfaces. These links take advantage of high-speed serial-digital technology to offer many compelling benefits including improved channel densities. This reference design addresses one of the challenges of adopting the new interface: understanding and designing the link latency. An example achieves deterministic latency and determines the link latency of a system containing the Texas Instruments LM97937 ADC and Xilinx Kintex 7 FPGA.
  • TIDEP0081 Wideband Receiver Design Using 66AK2L06 JESD204B Attach to ADC32RF80 Reference Design | TI.com
    TIDEP0081: For wideband receiver system developers currently using FPGA or ASIC to connect High Speed data converters to a baseband processor, who need faster time to market with increased performance and significant reduction in cost, power, and size. This reference design includes the first widely available processor integrating a JESD204B interface and Digital Front End Processing (DFE). Connecting ADC32RF80 to DAC38J84 provides an efficient solution for avionics and defense, test and measurements and industrial applications.
  • TIDA-00823 16-Bit 1-GSPS Digitizer Reference Design with AC and DC Coupled Fixed Gain Amplifier | TI.com
    TIDA-00823: This reference design discusses the use and performance of the Ultra-Wideband, Fixed-gain high-speed amplifier, the LMH3401 to drive the high-speed analog-to-digital converter (ADC), the ADS54J60 device. Different options for common-mode voltages, power supplies, and interfaces are discussed and measued, including AC-coupling and DC-coupling, to meet the requirements of a variety of applications.
  • High Perf Single Ended to Diff Active Interface for High Speed ADC Developed by Dallas Logic Corp : Dallas Logic Corporation
    TIDA-00294: This reference design uses the ADC34J22 12b 50Msps JESD204B data converter and the THS4541 fully differential amplifer to demonstrate how to design a high performance active interface for high speed ADCs. This type of circuit can be used in sensor front end, motor control, and test and measurement applications. The circuit model and derivation of the design equations is presented along with the actual implementation on a PCB. Results of this implementation are presented to show very similar performance as compared to a passive AC coupled transformer interface.

Related Parts

Add to list:
Create New List

Confirm BOM Data

! Unable to save document.
Please try again.

!

Part Number ( parts) Qty CPN Designator Partent PN

BOM Options

Preferred distributors for this list (10)

Select preferred distributors

!  

Working...

Your FindChips PRO license has expired.

Please update your account details for future billings.

Update Account Details → or Request Extension →
You have a Findchips Basic account.

Your account has reached its list limit (3 Lists). To create a new list, an existing list must be removed.

Upgrade to Findchips Pro to increase your List count to 200

Upgrade to FindChips PRO →