| Part Number | Manufacturer | Composite Price | Description | Compare |
|---|---|---|---|---|
| CDC339DWR | Texas Instruments | Check for Price | Low Skew Clock Driver, CDC Series, 8 True Output(s), 0 Inverted Output(s), BICMOS, PDSO20 | CDC339DW vs CDC339DWR |
Part Details for CDC339DW by Texas Instruments
Results Overview of CDC339DW by Texas Instruments
- Distributor Offerings: (8 listings)
- Number of FFF Equivalents: (1 replacement)
- Tariff Estimator: (Available) NEW
- Number of Functional Equivalents: (1 option)
- CAD Models: (Available)
- Part Data Attributes: (Available)
- Reference Designs: (Not Available)
Tip: Data for a part may vary between manufacturers. You can filter for manufacturers on the top of the page next to the part image and part number.
CDC339DW Information
CDC339DW by Texas Instruments is a Clock Driver.
Clock Drivers are under the broader part category of Logic Components.
Digital logic governs the behavior of signals in electronic circuits, enabling complex decisions based on simple binary inputs (yes/no). Logic components perform operations from these signals. Read more about Logic Components on our Logic part category page.
Price & Stock for CDC339DW
| Part # | Distributor | Description | Stock | Price | Buy | |
|---|---|---|---|---|---|---|
|
DISTI #
86276604
|
Verical | Clock Driver 8-OUT 1-IN 1:8 20-Pin SOIC Tube RoHS: Compliant Min Qty: 35 Package Multiple: 1 | Americas - 10397 |
|
$8.7500 / $10.9375 | Buy Now |
|
DISTI #
86277583
|
Verical | Clock Driver 8-OUT 1-IN 1:8 20-Pin SOIC Tube RoHS: Compliant Min Qty: 35 Package Multiple: 1 Date Code: 1301 | Americas - 6200 |
|
$8.7500 / $10.9375 | Buy Now |
|
DISTI #
86276990
|
Verical | Clock Driver 8-OUT 1-IN 1:8 20-Pin SOIC Tube RoHS: Compliant Min Qty: 35 Package Multiple: 1 Date Code: 0501 | Americas - 520 |
|
$8.7500 / $10.9375 | Buy Now |
|
DISTI #
595-CDC339DW
|
Mouser Electronics | Clock Drivers & Distribution 1-To-8 Clock Driver RoHS: Compliant | 0 |
|
$12.5200 / $13.3600 | Order Now |
|
|
Quest Components | IC,EIGHT DISTRIBUTED-OUTPUT CLOCK DRIVER,BICMOS-TTL,SOP,20PIN,PLASTIC | 170 |
|
$4.8240 / $12.0600 | Buy Now |
|
|
Rochester Electronics | Low Skew Clock Driver, CDC Series, 8 True Output(s), 0 Inverted Output(s), BICMOS, PDSO20 RoHS: Compliant Status: Active Min Qty: 1 | 17117 |
|
$7.0000 / $8.7500 | Buy Now |
|
|
Component Electronics, Inc | IN STOCK SHIP TODAY | 20 |
|
$4.0000 / $6.1500 | Buy Now |
|
|
Vyrian | Low Skew Clock Driver, CDC Series, 8 True Output(s), 0 Inverted Output(s), BICMOS, PDSO20 | 3074 |
|
RFQ |
US Tariff Estimator: CDC339DW by Texas Instruments
Calculations from this tool are estimations only for imports into the United States. Please refer to the distributor or manufacturer and reference official US government sources and authorities to verify any final purchase costs.
CDC339DW CAD Models
-
Part Symbol
-
Footprint
-
3D Model
Available Download Formats
By downloading CAD models, you agree to our Terms & Conditions and Privacy Policy
CDC339DW Part Data Attributes
|
|
CDC339DW
Texas Instruments
Buy Now
Datasheet
|
Compare Parts:
CDC339DW
Texas Instruments
Low Skew Clock Driver, CDC Series, 8 True Output(s), 0 Inverted Output(s), BICMOS, PDSO20
|
| Pbfree Code | Yes | |
| Rohs Code | Yes | |
| Part Life Cycle Code | Active | |
| Part Package Code | SOIC | |
| Package Description | Soic-20 | |
| Pin Count | 20 | |
| ECCN Code | EAR99 | |
| HTS Code | 8542.39.00.90 | |
| Family | Cdc | |
| Input Conditioning | Standard | |
| JESD-30 Code | R-PDSO-G20 | |
| JESD-609 Code | e4 | |
| Length | 12.8 Mm | |
| Logic IC Type | Low Skew Clock Driver | |
| Max I(ol) | 0.048 A | |
| Moisture Sensitivity Level | 1 | |
| Number of Functions | 1 | |
| Number of Inverted Outputs | ||
| Number of Terminals | 20 | |
| Number of True Outputs | 8 | |
| Operating Temperature-Max | 85 °C | |
| Operating Temperature-Min | -40 °C | |
| Output Characteristics | 3-State | |
| Package Body Material | Plastic/Epoxy | |
| Package Code | SOP | |
| Package Equivalence Code | SOP20,.4 | |
| Package Shape | Rectangular | |
| Package Style | Small Outline | |
| Packing Method | Tube | |
| Peak Reflow Temperature (Cel) | 260 | |
| Power Supply Current-Max (ICC) | 85 Ma | |
| Prop. Delay@Nom-Sup | 9 Ns | |
| Propagation Delay (tpd) | 9 Ns | |
| Qualification Status | Not Qualified | |
| Same Edge Skew-Max (tskwd) | 0.9 Ns | |
| Seated Height-Max | 2.65 Mm | |
| Supply Voltage-Max (Vsup) | 5.25 V | |
| Supply Voltage-Min (Vsup) | 4.75 V | |
| Supply Voltage-Nom (Vsup) | 5 V | |
| Surface Mount | Yes | |
| Technology | Bicmos | |
| Temperature Grade | Industrial | |
| Terminal Finish | Nickel/Palladium/Gold (Ni/Pd/Au) | |
| Terminal Form | Gull Wing | |
| Terminal Pitch | 1.27 Mm | |
| Terminal Position | Dual | |
| Time@Peak Reflow Temperature-Max (s) | 30 | |
| Width | 7.5 Mm | |
| fmax-Min | 80 Mhz |
Alternate Parts for CDC339DW
This table gives cross-reference parts and alternative options found for CDC339DW. The Form Fit Function (FFF) tab will give you the options that are more likely to serve as direct pin-to-pin alternates or drop-in parts. The Functional Equivalents tab will give you options that are likely to match the same function of CDC339DW, but it may not fit your design. Always verify details of parts you are evaluating, as these parts are offered as suggestions for what you are looking for and are not guaranteed.
CDC339DW Frequently Asked Questions (FAQ)
-
The recommended power-up sequence is to apply VCC first, followed by VDD, and then the clock signal. This ensures proper initialization and prevents potential latch-up conditions.
-
When using the CDC339DW in a system with multiple clock domains, it's essential to ensure that the clock signal is properly synchronized and buffered to prevent metastability issues. Use a clock buffer or a clock domain crossing (CDC) circuit to synchronize the clock signal.
-
The maximum frequency of operation for the CDC339DW is 100 MHz. However, the actual operating frequency may be limited by the system's clock distribution, signal integrity, and other factors.
-
The CDC339DW does not have a dedicated reset pin. Instead, use the asynchronous reset input (RST) to reset the device. The RST signal should be asserted low for at least 10 ns to ensure a proper reset.
-
The CDC339DW's output signals should be terminated with a 50-ohm resistor to VCC or a 25-ohm resistor to VCC/2 to ensure proper signal integrity and minimize reflections.