Part Details for ADP151WAUJZ-1.2-R7 by Analog Devices Inc
Overview of ADP151WAUJZ-1.2-R7 by Analog Devices Inc
- Distributor Offerings: (1 listing)
- Number of FFF Equivalents: (0 replacements)
- CAD Models: (Request Part)
- Number of Functional Equivalents: (0 options)
- Part Data Attributes: (Available)
- Reference Designs: (Not Available)
Tip: Data for a part may vary between manufacturers. You can filter for manufacturers on the top of the page next to the part image and part number.
Applications
Consumer Electronics
Available Datasheets
Part # | Manufacturer | Description | Datasheet |
---|---|---|---|
ADP151WAUJZ-1.8-R7 | Analog Devices | Ultra-Low Noise 200mA LDO |
Price & Stock for ADP151WAUJZ-1.2-R7
Part # | Distributor | Description | Stock | Price | Buy | |
---|---|---|---|---|---|---|
|
Analog Devices Inc | Ultra-Low Noise 200mA LDO Min Qty: 3000 Package Multiple: 3000 | 0 |
|
$0.7400 | Buy Now |
Part Details for ADP151WAUJZ-1.2-R7
ADP151WAUJZ-1.2-R7 CAD Models
ADP151WAUJZ-1.2-R7 Part Data Attributes
|
ADP151WAUJZ-1.2-R7
Analog Devices Inc
Buy Now
Datasheet
|
Compare Parts:
ADP151WAUJZ-1.2-R7
Analog Devices Inc
Ultralow Noise, 200 mA, CMOS Linear Regulator
|
Pbfree Code | No | |
Rohs Code | Yes | |
Part Life Cycle Code | Active | |
Pin Count | 5 | |
Manufacturer Package Code | UJ-5 | |
Adjustability | FIXED | |
Input Voltage Absolute-Max | 6.5 V | |
Input Voltage-Max | 5.5 V | |
Input Voltage-Min | 2.2 V | |
JESD-30 Code | R-PDSO-G5 | |
Length | 2.9 mm | |
Line Regulation-Max | 0.0023% | |
Load Regulation-Max | 0.028% | |
Number of Functions | 1 | |
Number of Outputs | 1 | |
Number of Terminals | 5 | |
Operating Temperature TJ-Max | 125 °C | |
Operating Temperature TJ-Min | -40 °C | |
Output Current1-Max | 0.2 A | |
Output Voltage1-Max | 1.224 V | |
Output Voltage1-Min | 1.164 V | |
Output Voltage1-Nom | 1.2 V | |
Package Body Material | PLASTIC/EPOXY | |
Package Code | VSSOP | |
Package Equivalence Code | TSOP5,.11,37 | |
Package Shape | RECTANGULAR | |
Package Style | SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH | |
Packing Method | TR | |
Peak Reflow Temperature (Cel) | NOT SPECIFIED | |
Regulator Type | FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR | |
Screening Level | AEC-Q100 | |
Seated Height-Max | 1 mm | |
Surface Mount | YES | |
Technology | CMOS | |
Terminal Form | GULL WING | |
Terminal Pitch | 0.95 mm | |
Terminal Position | DUAL | |
Time@Peak Reflow Temperature-Max (s) | NOT SPECIFIED | |
Voltage Tolerance-Max | 3% | |
Width | 1.6 mm |