Parametric results for: EPF10K200EGI599-1 under Programmable Logic Devices

All Filters JESD-30 Code JESD-609 Code Length Manufacturer Moisture Sensitivity Level Number of I/O Lines Number of Inputs Number of Logic Cells Number of Outputs Number of Terminals Operating Temperature-Max Operating Temperature-Min Organization Output Function Package Body Material Package Code Package Equivalence Code Package Shape Package Style Part Life Cycle Code Peak Reflow Temperature (Cel) Programmable Logic Type Propagation Delay Qualification Status Rohs Code Seated Height-Max Supply Voltage-Max Supply Voltage-Min Supply Voltage-Nom Surface Mount Technology Temperature Grade Terminal Finish Terminal Form

S-CPGA-P599 1

1 hit Apply

e0 1

1 hit Apply

62.484 mm 1

1 hit Apply

Manufacturer (1)

Altera Corporation 1

1 hit Apply

1 1

1 hit Apply

Number of I/O Lines (1)

470 1

1 hit Apply

Number of Inputs (1)

470 1

1 hit Apply

Number of Logic Cells (1)

9984 1

1 hit Apply

Number of Outputs (1)

470 1

1 hit Apply

599 1

1 hit Apply

85.0 °C 1

1 hit Apply

-40.0 °C 1

1 hit Apply

470 I/O 1

1 hit Apply

MIXED 1

1 hit Apply

CERAMIC, METAL-SEALED COFIRED 1

1 hit Apply

IPGA 1

1 hit Apply

SPGA599,47X47 1

1 hit Apply

Package Shape (1)

SQUARE 1

1 hit Apply

GRID ARRAY, INTERSTITIAL PITCH 1

1 hit Apply

Obsolete 1

1 hit Apply

220 1

1 hit Apply

Programmable Logic Type (1)

LOADABLE PLD 1

1 hit Apply

Propagation Delay (1)

10 ns 1

1 hit Apply

Not Qualified 1

1 hit Apply

No 1

1 hit Apply

5.08 mm 1

1 hit Apply

2.7 V 1

1 hit Apply

2.3 V 1

1 hit Apply

Supply Voltage-Nom (1)

2.5 V 1

1 hit Apply

NO 1

1 hit Apply

CMOS 1

1 hit Apply

Temperature Grade (1)

INDUSTRIAL 1

1 hit Apply

TIN LEAD 1

1 hit Apply

PIN/PEG 1

1 hit Apply