Parametric results for: PFLDL-TTL5-12J under Delay Lines

All Filters Additional Feature Family JESD-30 Code Length Logic IC Type Manufacturer Number of Functions Number of Taps/Steps Number of Terminals Operating Temperature-Max Operating Temperature-Min Output Polarity Package Body Material Package Code Package Equivalence Code Package Shape Package Style Prop. Delay@Nom-Sup Supply Voltage-Nom (Vsup) Surface Mount Total Delay-Nom (td)

TYP. ICC = 40MA; MAX FAN OUT OF 10 TTL LOAD PER OUTPUT; MAX RISE TIME CAPTURED 1

1 hit Apply

Family (1)

F 1

1 hit Apply

R-XDMA-J9 1

1 hit Apply

20.32 mm 1

1 hit Apply

ACTIVE DELAY LINE 1

1 hit Apply

Manufacturer (1)

Engineered Components Co 1

1 hit Apply

Number of Functions (1)

1.0 1

1 hit Apply

7 1

1 hit Apply

9 1

1 hit Apply

70.0 °C 1

1 hit Apply

0.0 °C 1

1 hit Apply

COMPLEMENTARY 1

1 hit Apply

UNSPECIFIED 1

1 hit Apply

Package Code (1)

SOJ 1

1 hit Apply

SMDIP9/14,.44 1

1 hit Apply

RECTANGULAR 1

1 hit Apply

MICROELECTRONIC ASSEMBLY 1

1 hit Apply

Prop. Delay@Nom-Sup (1)

89 ns 1

1 hit Apply

Supply Voltage-Nom (Vsup) (1)

5 V 1

1 hit Apply

Surface Mount (1)

YES 1

1 hit Apply

Total Delay-Nom (td) (1)

89 ns 1

1 hit Apply