XC17128D-PD8C vs XC17128D-DD8M feature comparison

XC17128D-PD8C AMD Xilinx

Buy Now Datasheet

XC17128D-DD8M AMD Xilinx

Buy Now Datasheet
Rohs Code No No
Part Life Cycle Code Obsolete Obsolete
Ihs Manufacturer XILINX INC XILINX INC
Part Package Code DIP DIP
Package Description DIP, DIP8,.3 DIP, DIP8,.3
Pin Count 8 8
Reach Compliance Code compliant unknown
Additional Feature USED FOR STORING THE CONFIGURATION BITSTREAMS OF XILINX FPGAS USED FOR STORING THE CONFIGURATION BITSTREAMS OF XILINX FPGAS
Clock Frequency-Max (fCLK) 12.5 MHz 12.5 MHz
I/O Type COMMON COMMON
JESD-30 Code R-PDIP-T8 R-GDIP-T8
JESD-609 Code e0 e0
Length 9.3599 mm 9.906 mm
Memory Density 131072 bit 131072 bit
Memory IC Type CONFIGURATION MEMORY CONFIGURATION MEMORY
Memory Width 1 1
Moisture Sensitivity Level 1 1
Number of Functions 1 1
Number of Terminals 8 8
Number of Words 131072 words 131072 words
Number of Words Code 128000 128000
Operating Mode SYNCHRONOUS SYNCHRONOUS
Operating Temperature-Max 70 °C 125 °C
Operating Temperature-Min -55 °C
Organization 128KX1 128KX1
Output Characteristics 3-STATE 3-STATE
Package Body Material PLASTIC/EPOXY CERAMIC, GLASS-SEALED
Package Code DIP DIP
Package Equivalence Code DIP8,.3 DIP8,.3
Package Shape RECTANGULAR RECTANGULAR
Package Style IN-LINE IN-LINE
Parallel/Serial SERIAL SERIAL
Power Supplies 5 V
Qualification Status Not Qualified Not Qualified
Seated Height-Max 4.5974 mm 4.318 mm
Standby Current-Max 0.00005 A 0.00005 A
Supply Current-Max 0.01 mA 0.01 mA
Supply Voltage-Max (Vsup) 5.25 V 5.5 V
Supply Voltage-Min (Vsup) 4.75 V 4.5 V
Supply Voltage-Nom (Vsup) 5 V 5 V
Surface Mount NO NO
Technology CMOS CMOS
Temperature Grade COMMERCIAL MILITARY
Terminal Finish Tin/Lead (Sn85Pb15) TIN LEAD
Terminal Form THROUGH-HOLE THROUGH-HOLE
Terminal Pitch 2.54 mm 2.54 mm
Terminal Position DUAL DUAL
Width 7.62 mm 7.62 mm
Base Number Matches 1 1
Pbfree Code No
ECCN Code 3A001.A.2.C
HTS Code 8542.32.00.51

Compare XC17128D-PD8C with alternatives

Compare XC17128D-DD8M with alternatives